I am unclear on how the MCP23S17 handles multiple interrupt conditions that are nearly coincident with each other. When an interrupt is being serviced and the INTF register and GPIO registers are being read in an ISR, if another interrupt happens *during*..
↧