I have a custom board with an MCP37231/21-200 ADC connected to an Altera Cyclone V FPGA. I'm attempting to configure the ADC to run in serialized LVDS mode as in Fig 2-4 of the datasheet. I successfully configure and read back registers via SPI. But I'm a..
↧
